

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 04-315209

(43)Date of publication of application : 06.11.1992

(51)Int.Cl.

G06F 1/06
H03K 5/15

(21)Application number : 03-108952

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 12.04.1991


(72)Inventor : KITAGAWA KANICHI
YAMAUCHI NAOKI

(54) MICROCOMPUTER

(57)Abstract:

PURPOSE: To present the microcomputer which can reduce the chip area of the microcomputer and can obtain plural arbitrary phase pulses having various cycles.

CONSTITUTION: Output pulse levels are stored in bit trains $2a-2n$ corresponding to the respective addresses of a storage circuit 2 having the outputs of a timer circuit 1, which defines a clock as a count source, as the addresses and the respective bit outputs of this storage circuit 2 are latched synchronously to the above-mentioned clock and outputted to a port output circuit 4.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

BEST AVAILABLE COPY

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's
decision of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

BEST AVAILABLE COPY